

Performance of 70nm Strained-Silicon CMOS Devices

J.R. Hwang, J.H. Ho, W.T. Shiau, et.al,
*Advanced Device Development,
Central Research and Development Division,
United Microelectronics Corporation*

+AmberWave Systems,
*Strategic Technology, AMD

Outline


- **Introduction**
- **Mobility and drive current performance**
- **I_{d-sat} and I_{d-lin} enhancement**
- **Self-heating & temperature effect**
- **Gate oxide & junction leakage**
- **Unit channel resistance vs. lateral-field**
- **Ring oscillator power delay**
- **Summary**

Introduction

- *Strained-Si improves mobility by the tensile stress induced energy band split and reduced electron scattering rate.*
- *Band split also causes a narrow bandgap and V_t shift.*

- *V_t shift was compensated to obtain fair comparisons of mobility, drive current, and speed.*
- *Junction leakage due to both defects and $\text{Si}_{0.2}\text{Ge}_{0.8}$ virtual substrate are investigated.*
- *Both vertical and lateral field dependency of mobility on gate and drain biases are explored by detail comparison of I_d -lin and I_d -sat gain.*


Strained Silicon Device Structure



- Optimized strained-Si structure on standard 0.13um foundry process with a heavily nitrated 16A gate oxide.


- Introduction
- ❖ **Mobility and drive current performance**
- Id-sat and Id-lin enhancement
- Self-heating & temperature effect
- Gate oxide & junction leakage
- Unit channel resistance vs. lateral-field
- Ring oscillator power delay
- Summary

NMOS V_t Roll-off Characteristics




- **The V_t of strained-Si NMOS devices are well matched with bulk-Si devices within 30 mV for gate length from 65 nm to 10 μm .**

Short-channel NMOS Performance




- V_t of strained-Si device well matched with bulk's (< 20 mV).
- I_{off} of strained-Si device about 3 times larger than bulk's.
- Short channel drive current increases 23%.

Electron Mobility Enhancement




- *Long channel electron mobility of strained silicon devices increased by 86% over bulk devices with matched V_t at high field.*

PMOS V_t Roll-off Characteristics



- The V_t of strained-Si PMOS devices are matched with bulk-Si devices within 50 mV for gate length from 65 nm to 10 um.


Short-channel PMOS Performance



- Short channel PMOS drive current increases 4% for samples with the same $V_g - V_t$.


- Introduction
- Mobility and drive current performance
- ❖ **Id-sat and Id-lin enhancement**
- Self-heating & temperature effect
- Gate oxide & junction leakage
- Unit channel resistance vs. lateral-field
- Ring oscillator power delay
- Summary

NMOS Transconductance @ linear region




- Short Channel G_m -max increases 41% at linear region for $V_d = 50$ mV.

NMOS I_d -lin Performance



- Larger I_d -lin gain ($>30\%$ for $V_d < 0.6$ V) than I_d -sat gain (23%).
- ➡ better driving capability for the switching cycle.

NMOS Drive Current @ Medium Gate Field




- Larger I_d gain ($>40\%$) for medium gate field (i.e. $V_g=0.6\text{V}$).
➔ better driving capability for the switch cycle.

- Introduction
- Mobility and drive current performance
- Id-sat and Id-lin enhancement
- ❖ **Self-heating & temperature effect**
- Gate oxide & junction leakage
- Unit channel resistance vs. lateral-field
- Ring oscillator power delay
- Summary


Self-heating Effect

- Pulsed vs. DC measurements



- Pulsed strained-Si NMOS I_d -sat increases 7% than DC results while bulk devices exhibit no self-heating effect.


Temperature Effect on Drive Current



- Strained NMOS I_d -sat gain over bulk increases from **23%** to **29%** as temperature rises from 25C to 100C due to less degradation of strained-Si mobility at high temperature.


- Introduction
- Mobility and drive current performance
- Id-sat and Id-lin enhancement
- Self-heating & temperature effect
- ❖ **Gate oxide & junction leakage**
- Unit channel resistance vs. lateral-field
- Ring oscillator power delay
- Summary

Junction Leakage Comparison




- **Strained-Si shows a 25 X junction leakage increase under normal circuit operation condition @1.2V.**
- **A large junction leakage was observed for reversed bias greater than 2.5V.**

Temperature Effect on Junction Leakage



- Threading defect reduction is required to reach minimal junction leakage set by strained-Si narrower bandgap.


Gate and Junction Leakage Comparison



- **Strained-Si demonstrated comparable gate leakage as bulk-Si.**
- **Junction leakage of strained-Si remains much smaller than gate oxide leakage under normal circuit operation condition.**


- Introduction
- Mobility and drive current performance
- Id-sat and Id-lin enhancement
- Self-heating & temperature effect
- Gate oxide & junction leakage
- ❖ **Unit channel resistance vs. lateral-field**
- Ring oscillator power delay
- Summary

Unit Channel Resistance - Linear Region




- By shift-and-ratio method, resistance slope dR_{total}/dL_{poly} is extracted and defined as **unit channel resistance** without L_{eff} and parasitic resistance uncertainties.

Unit Channel Resistance - Saturation Region



- Unit channel resistance can be extracted for various V_g and V_d .
- At saturation region, unit channel resistance increases due to pinch-off.


Unit Channel Resistance - Linear vs. Saturation



- **Strained-Si short channel devices show a 32% smaller unit channel resistance at linear region.**
- **The improvement decreases to 18% at saturation.**

- Introduction
- Mobility and drive current performance
- Comparison of I_{d-sat} and I_{d-lin} enhancement
- Self-heating & temperature effect
- Gate oxide & junction leakage
- Unit channel resistance vs. lateral-field
- ❖ **Ring oscillator power delay**
- Summary

Strained-Si Ring-Oscillator Gate Delay vs. Drive Current



151 stages
 $W_p/W_n=3.25\mu m/2.5\mu m$
Gate Length $\sim 70nm$

- Gate delay of ring oscillator for the same I_{cc} current is improved over 2.2 ps due to better I_d -lin gain of strained-Si.

Summary

- *Short channel strained-Si devices demonstrated including self-heating/temperature effect.*
- *Strained-Si has a 25X larger Junction leakage due to defect which is still much smaller than gate oxide leakage.*
- *Larger I_d -lin gain than I_d -sat gain gives strained-Si device better driving capability over bulk-Si devices for circuit operation.*
- *Ring oscillator power-delay performance of strained-Si shows its great potential on high-performance low-power applications.*